JPH051504B2 - - Google Patents

Info

Publication number
JPH051504B2
JPH051504B2 JP60078418A JP7841885A JPH051504B2 JP H051504 B2 JPH051504 B2 JP H051504B2 JP 60078418 A JP60078418 A JP 60078418A JP 7841885 A JP7841885 A JP 7841885A JP H051504 B2 JPH051504 B2 JP H051504B2
Authority
JP
Japan
Prior art keywords
input
data
output
clock signal
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60078418A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61237150A (ja
Inventor
Shigeki Morinaga
Mitsuru Watabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60078418A priority Critical patent/JPS61237150A/ja
Priority to US06/850,103 priority patent/US4888685A/en
Publication of JPS61237150A publication Critical patent/JPS61237150A/ja
Publication of JPH051504B2 publication Critical patent/JPH051504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP60078418A 1985-04-15 1985-04-15 入出力演算のデータ処理方式 Granted JPS61237150A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60078418A JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式
US06/850,103 US4888685A (en) 1985-04-15 1986-04-10 Data conflict prevention for processor with input/output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60078418A JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式

Publications (2)

Publication Number Publication Date
JPS61237150A JPS61237150A (ja) 1986-10-22
JPH051504B2 true JPH051504B2 (en]) 1993-01-08

Family

ID=13661495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60078418A Granted JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式

Country Status (2)

Country Link
US (1) US4888685A (en])
JP (1) JPS61237150A (en])

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03111960A (ja) * 1989-09-26 1991-05-13 Mitsubishi Electric Corp ワンチップマイクロコンピュータ
JP2762138B2 (ja) * 1989-11-06 1998-06-04 三菱電機株式会社 メモリコントロールユニット
US5633605A (en) * 1995-05-24 1997-05-27 International Business Machines Corporation Dynamic bus with singular central precharge
JP2002208853A (ja) * 2001-01-09 2002-07-26 Mitsubishi Electric Corp タイマ機能を使用したシリアル入出力装置
JP4507888B2 (ja) * 2005-01-17 2010-07-21 株式会社デンソー マイクロコンピュータ
JP2022185463A (ja) * 2021-06-02 2022-12-14 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US32163A (en) * 1861-04-23 Whole
JPS5458122A (en) 1977-10-19 1979-05-10 Hitachi Ltd Electronic controller for internal combustion engine
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
JPS589461B2 (ja) * 1978-12-18 1983-02-21 富士通株式会社 マルチプロセッサ・システム
US4594661A (en) * 1982-02-22 1986-06-10 International Business Machines Corp. Microword control system utilizing multiplexed programmable logic arrays
DE3319980A1 (de) * 1983-06-01 1984-12-06 Siemens AG, 1000 Berlin und 8000 München Integrierbares busorientiertes uebertragungssystem

Also Published As

Publication number Publication date
JPS61237150A (ja) 1986-10-22
US4888685A (en) 1989-12-19

Similar Documents

Publication Publication Date Title
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JPH0354375B2 (en])
JP2821534B2 (ja) デュアルポートランダムアクセスメモリ装置
NO321931B1 (no) Mikroprosesseringsenhet som har programm±rbare ventetilstander
JPH10134008A (ja) 半導体装置およびコンピュータシステム
EP0212636A2 (en) Bus state control circuit
JPS5941082A (ja) 非同期型バス多重プロセサシステム
US6115767A (en) Apparatus and method of partially transferring data through bus and bus master control device
JPH051504B2 (en])
JP2624388B2 (ja) Ｄｍａ装置
JPS61166647A (ja) マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法
JPH0227696B2 (ja) Johoshorisochi
JP3151832B2 (ja) Ｄｍａコントローラ
JP3240863B2 (ja) 調停回路
JP3266610B2 (ja) Ｄｍａ転送方式
JPH0222748A (ja) 不揮発生メモリ制御回路
JPH0142017B2 (en])
JP3314948B2 (ja) マルチｃｐｕ構成のプログラマブルコントローラにおけるデータ交換方式
JP2593935B2 (ja) ダイレクトメモリアクセス装置
JP2581144B2 (ja) バス制御装置
JPS6235142B2 (en])
JPH01121965A (ja) マイクロプロセッサ
JPH0370816B2 (en])
JP2962773B2 (ja) メモリアクセス競合制御回路
JPS61161560A (ja) メモリ装置